

FIG. 1




FIG. 2




FIG. 3





FIG. 5




FIG. 6 A




FIG. 6 B

COMPUTER SYSTEM 10




FIG. 7




FIG. 8




FIG. 9




FIG. 10

2 input Nand clock gating




FIG. 11